



MOTOROLA

MC10109


DUAL 4-5-INPUT "OR/NOR" GATE

The MC10109 is a dual 4-5 input OR/NOR gate.

P_D = 30 mW typ/gate (No Load)
 t_{pd} = 2.0 ns typ
 t_r, t_f = 2.0 ns typ (20%–80%)


MECL 10K

**DUAL 4-5-INPUT
"OR/NOR" GATE**




3

LOGIC DIAGRAM



VCC1 = Pin 1
VCC2 = Pin 16
VEE = Pin 8

**DIP
PIN ASSIGNMENT**



Pin assignment is for Dual-in-line Package.
For PLCC pin assignment, see tables on page 1-31.

(1)

MC10109

SOCIAL CHARACTERISTICS

ELECTRICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear ftm is maintained. Outputs are terminated through a 60-ohm resistor to -2.0 volts. Test procedures are shown for only one input and one output. The other inputs and outputs are tested in the same manner.



MOTOROLA

MC10124

QUAD TTL TO MECL TRANSLATOR

The MC10124 is a quad translator for interfacing data and control signals between a saturated logic section and the MECL section of digital systems. The MC10124 has TTL compatible inputs, and MECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at the low logic level, it forces all true outputs to a MECL low logic state and all inverting outputs to a MECL high logic state.

Power supply requirements are ground, +5.0 Volts, and -5.2 Volts. Propagation delay of the MC10124 is typically 3.5 ns. The dc levels are standard or Schottky TTL in, MECL 10,000 out.

An advantage of this device is that TTL level information can be transmitted differentially, via balanced twisted pair lines, to the MECL equipment, where the signal can be received by the MC10115 or MC10116 differential line receivers. The MC10124 is useful in computers, instrumentation, peripheral controllers, test equipment, and digital communications systems.

Pd	= 380 mW typ/pkg (No Load)
t _{pd}	= 3.5 ns typ (+ 1.5 Vdc in to 50% out)
t _r , t _f	= 2.5 ns typ (20%-80%)

MECL 10K

QUAD TTL TO MECL TRANSLATOR



L SUFFIX
CERAMIC PACKAGE
CASE 620




P SUFFIX
PLASTIC PACKAGE
CASE 648




FN SUFFIX
PLCC
CASE 775

LOGIC DIAGRAM



Gnd = Pin 16
VCC (+5.0 Vdc) = Pin 9
VEE (-5.2 Vdc) = Pin 8

DIP PIN ASSIGNMENT




Pin assignment is for Dual-in-line Package.
For PLCC pin assignment, see tables on page 1-31.

ECONOMIC CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one transistor. The other transistors are tested in the same manner.

Since connecting diodes in series increases the voltage drop across the diodes, it is important to choose diodes with low forward voltage drops. The 1N4007 diode has a forward voltage drop of about 0.7 V at 1 A current.

SWITCHING TIME TEST CIRCUIT



3

NOTE: All power supply and logic levels are shown shifted 2 volts positive.

2



MOTOROLA

MC10125

QUAD MECL TO TTL TRANSLATOR

The MC10125 is a quad translator for interfacing data and control signals between the MECL section and saturated logic sections of digital systems. The MC10125 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/non-inverting translator or as a differential line receiver. The V_{gg} reference voltage is available on pin 1 for use in single-ended input biasing. The outputs of the MC10125 go to a low logic level whenever the inputs are left floating.


Power supply requirements are ground, +5.0 Volts and -5.2 Volts. Propagation delay of the MC10125 is typically 4.5 ns. The MC10125 has fanout of 10 TTL loads. The dc levels are MECL 10,000 in and Schottky TTL, or TTL out. This device has an input common mode noise rejection of ± 1.0 Volt.

An advantage of this device is that MECL level information can be received, via balanced twisted pair lines, in the TTL equipment. This isolates the MECL logic from the noisy TTL environment. This device is useful in computers, instrumentation, peripheral controllers, test equipment and digital communications systems.

3

P_D	= 380 mW typ/pkg (No Load)
t_{pd}	= 4.5 ns typ (50% to + 1.5 Vdc out)
$t_{r, 1/2}$	= 2.5 ns typ (1.0 V to 2.0 V)

LOGIC DIAGRAM




Gnd = Pin 16
 V_{CC} (+5.0 Vdc) = Pin 9
 V_{EE} (-5.2 Vdc) = Pin 8

* V_{gg} to be used to supply bias to the MC10125 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor.

When the input pin with the bubble goes positive the output goes negative.

MECL 10K

QUAD MECL TO TTL TRANSLATOR



DIP PIN ASSIGNMENT

V _{SS}	1	16	Gnd
A _{In}	2	15	D _{in}
A _{In}	3	14	D _{in}
A _{out}	4	13	D _{out}
B _{out}	5	12	C _{out}
B _{In}	6	11	C _{In}
B _{In}	7	10	C _{In}
V _{EE}	8	9	V _{CC}

Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see tables on page 1-31.

(3)


MC10125

TECHNICAL CHARACTERISTICS

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 liters/ rpm is maintained. Test procedures are shown for only one translator. The other translators are tested in the same manner.

१५८ विजयनाथ

SWITCHING TIME TEST CIRCUIT



**MOTOROLA
SEMICONDUCTOR
TECHNICAL DATA**

**1-of-16 Decoder/Demultiplexer
With Address Latch
High-Performance Silicon-Gate CMOS**

The MC54/74HC4514 is identical in pinout to the MC14514B metal-gate CMOS device. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS-TTL outputs.


This device consists of a 4-bit storage latch with a Latch Enable and Chip Select input. When a low signal is applied to the Latch Enable input, the Address is stored, and decoded. When the Chip Select input is high, all sixteen outputs are forced to a low level.

The Chip Select input is provided to facilitate the chip-select, demultiplexing, and cascading functions.

The demultiplexing function is accomplished by using the Address inputs to select the desired device output, and then by using the Chip Select as a data input.

- Output Drive Capability: 10 LS-TTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: 1 μ A
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 268 FETs or 67 Equivalent Gates

MC54/74HC4514




ORDERING INFORMATION

MC74HC1000XN	Plastic
MC54HC1000LJ	Ceramic
MC74HC1000DW	SOIC

$T_A = -55^\circ$ to 125°C for all packages.
Dimensions in Chapter 7.

BLOCK DIAGRAM



PIN ASSIGNMENT

Latch Enable	1	24	VCC
A0	2	23	Chip Select
A1	3	22	A3
A2	4	21	A2
A3	5	20	Y10
	6	19	Y11
	7	18	Y8
	8	17	Y9
	9	16	Y14
	10	15	Y15
	11	14	Y12
GND	12	13	Y13

MC54/74HC4514

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{In}	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{In}	DC Input Current, per Pin	±20	mA
I _{out}	DC Output Current, per Pin	±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air, Plastic or Ceramic DIP1 SOIC Package	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{In} and V_{out} should be constrained to the range GND ≤ (V_{In} or V_{out}) ≤ V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

†Derating – Plastic DIP: -10 mW/°C from 65° to 125°C

Ceramic DIP: -10 mW/°C from 100° to 125°C

SOIC Package: -7 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 4.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{In} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V	
T _A	Operating Temperature, All Package Types	-65	+125	°C	
t _r , t _f	Input Rise and Fall Time (Figure 1)	V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0 0	1000 500 400	ns

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V _{CC} V	Guaranteed Limit			Unit
				25°C to -65°C	≤85°C	≤125°C	
V _{IH}	Minimum High-Level Input Voltage	V _{out} =0.1 V or V _{CC} -0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V _{IL}	Maximum Low-Level Input Voltage	V _{out} =0.1 V or V _{CC} -0.1 V I _{out} ≤20 μA	2.0 4.5 6.0	0.3 0.8 1.2	0.3 0.8 1.2	0.3 0.8 1.2	V
V _{OH}	Minimum High-Level Output Voltage	V _{In} =V _{IH} or V _{IL} I _{out} ≤20 mA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{In} =V _{IH} or V _{IL} I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{In} =V _{IH} or V _{IL} I _{out} ≤20 mA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V _{In} =V _{IH} or V _{IL} I _{out} ≤4.0 mA I _{out} ≤5.2 mA	4.5 6.0	0.28 0.28	0.33 0.33	0.40 0.40	
I _{In}	Maximum Input Leakage Current V _{In} =V _{CC} or GND		6.0	±0.1	±1.0	±1.0	μA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{In} =V _{CC} or GND I _{out} =0 μA	6.0	8	80	160	μA

NOTE: Information on typical parametric values can be found in Chapter 4.

MC54/74HC4514

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ ns}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit			Unit
			$25^{\circ}\text{C} \text{ to}$ -55°C	$\leq 55^{\circ}\text{C}$	$\leq 125^{\circ}\text{C}$	
$t_{PLH},$ t_{PHL}	Maximum Propagation Delay, Chip Select to Output Y (Figures 1 and 5)	2.0	175	220	265	ns
		4.5	35	44	53	
		6.0	30	37	45	
t_{PLH}	Maximum Propagation Delay, Input A to Output Y (Figures 2 and 5)	2.0	230	280	345	ns
		4.5	46	55	69	
		6.0	38	46	59	
t_{PHL}		2.0	175	220	265	
		4.5	35	44	53	
		6.0	30	37	45	
t_{PLH}	Maximum Propagation Delay, Latch Enable to Output Y (Figures 3 and 5)	2.0	230	280	345	ns
		4.5	46	55	69	
		6.0	39	49	59	
t_{PHL}		2.0	175	220	265	
		4.5	35	44	53	
		6.0	30	37	45	
$t_{TLH},$ t_{TTHL}	Maximum Output Transition Time, Any Output (Figures 1 and 5)	2.0	75	95	110	ns
		4.5	15	19	22	
		6.0	13	16	19	
C_{in}	Maximum Input Capacitance	—	10	10	10	pF

NOTES:

1. For propagation delay with loads other than 50 pF, see Chapter 4.
2. Information on typical parametric values can be found in Chapter 4.

C_{PD}	Power Dissipation Capacitance (Per Package) Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^{2.4} + I_{CC} V_{CC}$ For load considerations, see Chapter 4.	Typical @ 25°C , $V_{CC} = 5.0 \text{ V}$		pF
		70		

TIMING REQUIREMENTS (Input $t_r = t_f = 6 \text{ ns}$)

Symbol	Parameter	V_{CC} V	Guaranteed Limit			Unit
			$25^{\circ}\text{C} \text{ to}$ -55°C	$\leq 55^{\circ}\text{C}$	$\leq 125^{\circ}\text{C}$	
t_{SU}	Minimum Setup Time, Input A to Latch Enable (Figure 4)	2.0	100	125	150	ns
		4.5	20	25	30	
		6.0	17	21	25	
t_h	Minimum Hold Time, Latch Enable to Input A (Figure 4)	2.0	5	5	5	ns
		4.5	5	5	5	
		6.0	5	5	5	
t_{W}	Minimum Pulse Width, Latch Enable (Figure 3)	2.0	80	100	120	ns
		4.5	16	20	24	
		6.0	14	17	20	
t_r, t_f	Maximum Input Rise and Fall Times (Figure 1)	2.0	1000	1000	1000	ns
		4.5	500	500	500	
		6.0	400	400	400	

NOTE: Information on typical parametric values can be found in Chapter 4.

MC54/74HC4514

SWITCHING WAVEFORMS

FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4





FIGURE 5 - TEST CIRCUIT



* Includes all probe and jig capacitance.

MC54/74HC4514

FUNCTION TABLE

Latch Enable	Chip Select	Address Inputs				Selected Output (High)
		A3	A2	A1	A0	
H	L	L	L	L	L	Y0
H	L	L	L	L	H	Y1
H	L	L	L	H	L	Y2
H	L	L	L	H	H	Y3
H	L	L	H	L	L	Y4
H	L	L	H	L	H	Y5
H	L	L	H	H	L	Y6
H	L	L	H	H	H	Y7
H	L	H	L	L	L	Y8
H	L	H	L	L	H	Y9
H	L	H	L	H	L	Y10
H	L	H	L	H	H	Y11
H	L	H	H	L	L	Y12
H	L	H	H	L	H	Y13
H	L	H	H	H	L	Y14
H	L	H	H	H	H	Y15
X	H	X	X	X	X	All Outputs = L
L	L	X	X	X	X	Latched Data

PIN DESCRIPTIONS

ADDRESS INPUTS

A0, A1, A2, A3 (PINS 2, 3, 21, 22) — Address Inputs. These inputs are decoded to produce a high level on one of 16 outputs. The inputs are arranged such that A3 is the most-significant bit and A0 is the least-significant bit. The decimal equivalent of the binary input address indicates which of the 16 data outputs, Y0-Y15, is selected.

OUTPUTS


Y0-Y15 (PINS 11, 9, 10, 8, 7, 6, 5, 4, 18, 17, 20, 19, 14, 13, 16, 15) — Active-High Outputs. These outputs produce a high level when selected (Latch Enable = H, Chip Select = L) and are at a low level when not selected.

CONTROL INPUTS

LATCH ENABLE (PIN 1) — Latch Enable Input. A low level on this input stores the data on the Address data inputs in the 4-bit latch. A high level on the Latch Enable input makes the latch transparent and allows the outputs to follow the inputs. Note that the data is latched only while the Latch Enable input is at a low level.


CHIP SELECT (PIN 23) — Chip Select Input. A high on this input produces a low level on all outputs, regardless of what appears at the address or Latch Enable inputs. A low level on the Chip Select input allows the selected output to produce a high level.

TIMING DIAGRAM



MC54/74HC4514

EXPANDED LOGIC DIAGRAM





MOTOROLA

HEX BUFFER WITH ENABLE.

The MC10H188 is a high-speed Hex Buffer with a common Enable input. When Enable is in the high-state, all outputs are in the low-state. When Enable is in the low-state, the outputs take the same state as the inputs.

This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.3 ns Typical Data-to-Output
- Power Dissipation 180 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

Characteristic	Symbol	Rating	Unit
Power Supply ($V_{CC} = 0$)	V_{EE}	-8.0 to 0	Vdc
Input Voltage ($V_{CC} = 0$)	V_I	0 to V_{EE}	Vdc
Output Current — Continuous — Surge	I_{out}	50 100	mA
Operating Temperature Range	T_A	0 to 75	°C
Storage Temperature Range — Plastic — Ceramic	T_{Stg}	-65 to +150 -65 to +165	°C

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note)

Characteristic	Symbol	0°		25°		75°		Unit
		Min	Max	Min	Max	Min	Max	
Power Supply Current	I_E	—	46	—	42	—	45	mA
Input Current High	I_{IH}	—	495	—	310	—	310	μA
Input Current Low	I_{IL}	0.5	—	0.5	—	0.3	—	μA
High Output Voltage	V_{OH}	-1.02	-0.84	-0.98	-0.81	-0.92	-0.735	Vdc
Low Output Voltage	V_{OL}	-1.95	-1.63	-1.95	-1.63	-1.95	-1.60	Vdc
High Input Voltage	V_{IH}	-1.17	-0.84	-1.13	-0.81	-1.07	-0.735	Vdc
Low Input Voltage	V_{IL}	-1.95	-1.48	-1.95	-1.48	-1.95	-1.45	Vdc


AC PARAMETERS

Propagation Delay Enable Data	t_{pd}	0.7	2.2	0.7	2.2	0.7	2.2	ns
		0.7	1.9	0.7	1.9	0.7	1.9	
Rise Time	t_r	0.7	2.4	0.7	2.4	0.7	2.4	ns
Fall Time	t_f	0.7	2.4	0.7	2.4	0.7	2.4	ns


NOTE:

Each MECL 10KH series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traversed on heat greater than 500 items is maintained. Outputs are terminated through a 50 ohm resistor to -2.0 volts.

MC10H188



LOGIC DIAGRAM



TRUTH TABLE

Inputs	Outputs
X	Y
L	L
L	H
H	L
H	H

VCC1 = Pin 1
VCC2 = Pin 16
VEE = Pin 8

DIP PIN ASSIGNMENT

VCC1	1	16	VCC2
Aout	2	15	Fout
Bout	3	14	Eout
Cout	4	13	Dout
Ain	5	12	Fin
Bin	6	11	Ein
Cin	7	10	Don
VEE	8	9	Common

Pin assignment is for Dual-in-line Package.
For PLCC pin assignment, see tables on page I-31.

**SN54122, SN54123, SN54130, SN54L122, SN54L123, SN54LS122, SN54LS123,
SN74122, SN74123, SN74130, SN74LS122, SN74LS123**
RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

REVISED DECEMBER 1983

- D-C Triggered from Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses, Up to 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- '122, 'L122, 'LS122 Have Internal Timing Resistors


description

These d-c triggered multivibrators feature output pulse width control by three methods. The basic pulse time is programmed by selection of external resistance and capacitance values (see typical application data). The '122, 'L122, and 'LS122 have internal timing resistors that allow the circuits to be used with only an external capacitor, if so desired. Once triggered, the basic pulse width may be extended by retriggering the gated low-level-active (A) or high-level-active (B) inputs, or be reduced by use of the overriding clear. Figure 1 illustrates pulse control by retriggering and early clear.


The 'LS122 and 'LS123 are provided enough Schmitt hysteresis to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 millivolt per nanosecond.

The R_{int} is nominally 10 k ohms for '122, 'LS122, and is nominally 20 k ohms for 'L122.


SN54123, SN54130, SN54LS123 ... J OR W PACKAGE
SN54L123 ... J PACKAGE
SN74123, SN74130 ... J OR N PACKAGE
SN74LS123 ... D, J OR N PACKAGE
(TOP VIEW) (SEE NOTES 1 THRU 4)



SN54LS122 ... FK PACKAGE
SN74LS122 ... FN PACKAGE
(TOP VIEW) (SEE NOTES 1 THRU 4)




SN54122, SN54LS122 ... J OR W PACKAGE
SN54L122 ... J PACKAGE
SN74122 ... J OR N PACKAGE
SN74LS122 ... D, J OR N PACKAGE
(TOP VIEW) (SEE NOTES 1 THRU 4)



NOTES:

1. An external timing capacitor may be connected between Cext and Rext/Cext (positive).
2. To use the internal timing resistor of '122, 'L122, or 'LS122, connect Rint to VCC.
3. For improved pulse width accuracy and repeatability, connect an external resistor between Rext/Cext and VCC with Rint open-circuited.
4. To obtain variable pulse widths, connect an external variable resistance between Rint or Rext/Cext and VCC.

SN54LS123 ... FK PACKAGE
SN74LS123 ... FN PACKAGE
(TOP VIEW) (SEE NOTES 1 THRU 4)




NC - No internal connection

PRODUCTION DATA
This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**
POST OFFICE BOX 229012 • DALLAS, TEXAS 75265

**SN54122, SN54123, SN54130, SN54L122, SN54L123, SN54LS122, SN54LS123,
SN74122, SN74123, SN74130, SN74LS122, SN74LS123
RETRIGGERABLE MONOSTABLE MULTIVIBRATORS**

escription (continued)



NOTE: Retrigger pulses starting before $0.22 C_{ext}$ (in picofarads) nanoseconds after the initial trigger pulse will be ignored and the output pulse will remain unchanged.

FIGURE 1-TYPICAL INPUT/OUTPUT PULSES

'122, 'L122, 'LS122
FUNCTION TABLE

CLEAR	INPUTS				OUTPUTS	
	A1	A2	B1	B2	Q	\bar{Q}
L	X	X	X	X	L	H
X	H	H	X	X	L↑	H↑
X	X	X	L	X	L↑	H↑
X	X	X	X	L	L↑	H↑
H	L	X	H	H	L	U
H	L	X	H	H	L	U
H	X	L	H	H	L	U
H	X	L	H	H	L	U
H	H	I	H	H	L	U
H	I	I	H	H	L	U
H	I	H	H	H	L	U
I	L	X	H	H	L	U
I	X	L	H	H	L	U

'123, '130, 'L123, 'LS123
FUNCTION TABLE

CLEAR	INPUTS			OUTPUTS	
	A	B	Q	\bar{Q}	
L	X	X	L	H	
X	H	X	L↑	H↑	
X	X	L	L↑	H↑	
H	L	I	L	U	
H	I	H	L	U	
I	L	H	L	U	
I	X	L	L	U	

See explanation of function tables on page

† These lines of the functional tables assume that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the set up.


3

TTL DEVICES

**SN54122, SN54123, SN54130, SN54L122, SN54L123, SN54LS122, SN54LS123,
SN74122, SN74123, SN74130, SN74LS122, SN74LS123
RETRIGGERABLE MONOSTABLE MULTIVIBRATORS**


logic diagram

'122, 'L122, 'LS122



logic symbol


'122, 'L122, 'LS122



R_{int} is nominally 10 k ohms for '122, 'LS122, and 20 k ohms for 'L122.


logic diagram (each multivibrator)

'123, '130, 'L123, 'LS123



logic symbol

'123, '130, 'L123, 'LS123



Pin numbers shown on logic notation are for D, J or N packages.


TTL DEVICES

(11)


**SN54122, SN54123, SN54130, SN54L122, SN54L123, SN54LS122, SN54LS123,
SN74122, SN74123, SN74130, SN74LS122, SN74LS123
RETRIGGERABLE MONOSTABLE MULTIVIBRATORS**

schematics of inputs and outputs

'122, '123, '130, 'L122, 'L123 CIRCUITS



'LS122, 'LS123 CIRCUITS



TYPES SN54122, SN54123, SN54130, SN74122, SN74123, SN74130 RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

recommended operating conditions

	SN54*			SN74*			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I _{OH}			-800			-800	μA
Low-level output current, I _{OL}			16			16	mA
Pulse width, t _w	40			40			ns
External timing resistance, R _{ext}	5	25		5	50		kΩ
External capacitance, C _{ext}	No restriction			No restriction			
Wiring capacitance at R _{ext} /C _{ext} terminal			50			50	pF
Operating free-air temperature, T _A	-55	125	0	70			°C

electrical characteristics over recommended free-air operating temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	'122			'123, '130			UNIT
		MIN	TYP±	MAX	MIN	TYP±	MAX	
V _{IH} High-level input voltage		2			2			V
V _{IL} Low-level input voltage				0.8			0.8	V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = -12 mA			-1.5			-1.5	V
V _{OH} High-level output voltage	V _{CC} = MIN, I _{OH} = -800 μA, See Note 1	2.4	3.4		2.4	3.4		V
V _{OL} Low-level output voltage	V _{CC} = MIN, I _{OL} = 16 mA, See Note 1		0.2	0.4		0.2	0.4	V
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA
I _{IH} High-level input current	Data inputs Clear input	V _{CC} = MAX, V _I = 2.4 V		40			40	mA
I _{IL} Low-level input current	Data inputs Clear input	V _{CC} = MAX, V _I = 0.4 V		80			80	mA
I _{OS} Short-circuit output current*	V _{CC} = MAX, See Note 5		-10	-40	-10	-40		mA
I _{CC} Supply current (quiescent or triggered)	V _{CC} = MAX, See Notes 6 and 7		23	36		46	66	mA

* For conditions shown as MIN or MAX, use the value specified under recommended operating conditions.

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ Not more than one output should be shorted at a time.

- NOTES: 5. Ground C_{ext} to measure V_{OH} at Q, V_{OL} at \bar{Q} , or I_{OS} at Q. C_{ext} is open to measure V_{OH} at \bar{Q} , V_{OL} at Q, or I_{OS} at \bar{Q} .
 6. Quiescent I_{CC} is measured (after clearing) with 2.4 V applied to all clear and A inputs, B inputs grounded, all outputs open, C_{ext} = 0.02 μF, and R_{ext} = 25 kΩ. R_{int} of '122 is open.
 7. I_{CC} is measured in the triggered state with 2.4 V applied to all clear and B inputs, A inputs grounded, all outputs open, C_{ext} = 0.02 μF, and R_{ext} = 25 kΩ. R_{int} of '122 is open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C, see note 8

PARAMETER‡	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'122, '130			'123			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
t _{PLH}	A	Q	C _{ext} = 0, C _L = 15 pF,	22	33		22	33		ns
	B			19	28		19	28		
t _{PHL}	A	\bar{Q}	R _{ext} = 5 kΩ, R _L = 400 Ω	30	40		30	40		ns
	B			27	36		27	36		
t _{PHL}	Clear	Q		18	27		18	27		ns
				30	40		30	40		
t _{wQ} (min)	A or B	Q	C _{ext} = 1000 pF, C _L = 15 pF, R _{ext} = 10 kΩ, R _L = 400 Ω	45	65		45	65		ns
t _{wQ}	A or B	Q		3.08	3.42	3.76	2.76	3.03	3.37	μs

* t_{PLH} = propagation delay time, low-to-high-level output

† t_{PHL} = propagation delay time, high-to-low-level output

‡ t_{wQ} = width of pulse at output Q

NOTE 8: See General Information Section for load circuits and voltage waveforms.

TTL DEVICES


**TEXAS
INSTRUMENTS**

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

SN10KHT5542, SN10KHT5543
OCTAL TTL-TO-ECL TRANSLATORS WITH OUTPUT ENABLE

DS138, AUGUST 1988 - REVISED DECEMBER 1990


- 10KH Compatible
- ECL and TTL Control Inputs
- P-N-P Inputs Reduce DC Loading
- New Flow-Through Architecture to Optimize PCB Layout
- Center Pin V_{CC}, V_{EE} and GND Configurations to Minimize High-Speed Switching Noise
- ESD Protection Exceeds 2000 V, MIL-STD-883C Method 3015
- Package Options Include "Small Outline" Packages and Standard Plastic 300-mil DIPs

description

These octal TTL-to-ECL translators are designed to provide an efficient translation function between a TTL signal environment and a 10KH ECL signal environment. The designer has a choice of inverting ('5542) or true ('5543) outputs. Two pins, \overline{OE}_1 and \overline{OE}_2 , are provided for output enable control. These control inputs are negative ANDed together, with \overline{OE}_1 being ECL compatible and \overline{OE}_2 being TTL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment. The outputs, when disabled, go to a normal ECL logic low level.

The SN10KHT5542 and SN10KHT5543 are characterized for operation from 0°C to 75°C.

logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of production date. Production documents are superseded by the terms of Texas Instruments Standard Warranty. Production documents does not necessarily reflect status of all parameters.



Copyright © 1988, Texas Instruments Incorporated

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN10KHT5542, SN10KHT5543
OCTAL TTL-TO-ECL TRANSLATORS WITH OUTPUT ENABLE

logic diagrams (positive logic)



absolute maximum ratings over operating ambient temperature range (unless otherwise noted)

Supply voltage, V _{CC}	-0.5 V to 5.5 V
Supply voltage, V _{EE}	-8 V to 0 V
Input voltage (TTL) (See Note 1)	-1.2 V to V _{EE}
Input voltage (ECL)	V _{EE} to 5 V
Input current (TTL)	-30 mA to 5 mA
Operating ambient temperature range	0°C to 70°C
Storage temperature range	-65°C to 125°C

¹Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions (see Note 2)

	MIN	NOM	MAX	UNIT
V _{CC} TTL supply voltage	4.5	5.0	5.5	V
V _{EE} ECL supply voltage	-4.56	-5.2	-5.46	V
V _{IH} TTL high-level input voltage	2			V
V _{IH} ECL high-level input voltage ²	0°C	-1170	-840	mV
	25°C	-1130	-810	
	75°C	-1070	-735	
V <sub(il)< sub=""> TTL low-level input voltage</sub(il)<>	0.8			V
V <sub(il)< sub=""> ECL low-level input voltage²</sub(il)<>	0°C	-1850	-1480	mV
	25°C	-1850	-1480	
	75°C	-1850	-1480	
I _{IN} TTL input clamping current	-18			mA
T _A Operating ambient temperature (see Note 3)	0	75	°C	

²The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for voltage levels and temperature only.

NOTES: 2. If unused, OE1 should be tied directly to -2 V.

3: Each 10KH series circuit has been designed to meet the dc specifications shown in the electrical characteristics table when thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board, and free air flow greater than 500 linear ft/min is maintained.

SN10KHT5540, SN10KHT5541
OCTAL ECL-TO-TTL TRANSLATORS WITH 3-STATE OUTPUTS

DXXXX, JULY 1988 COMPOSED JUL 20, 1988 AT 10:32:14

- 10KH Compatible
- ECL and TTL Control Inputs
- New Flow-Through Architecture to Optimize PCB Layout
- Center Pin V_{CC}, V_{EE} and GND Configurations to Minimize High Speed Switching Noise
- ESD Protection Exceeds 2000 V, MIL Standard 883C Method 3015
- Package Options Include "Small Outline" Packages, Standard Plastic and Ceramic 300-mil DIPs


description

These octal ECL-to-TTL translators are designed to provide the efficient translation function between a 10KH ECL signal environment to a TTL signal environment. These devices are designed specifically to improve the performance and density of ECL-to-TTL CPU/Bus oriented functions such as memory address drivers, clock drivers, and bus oriented receivers and transmitters.

The designer has a choice of inverting ('5540) or true ('5541) outputs. Two pins \overline{OE}_1 and \overline{OE}_2 are allowed for output enable control. These control inputs are wired together with \overline{OE}_1 being TTL compatible and \overline{OE}_2 being ECL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment.

The SN10KHT5540 and SN10KHT5541 are characterized for operation from 0°C to 75°C.

SN10KHT5540...DW or NT Package
SN10KHT5541...DW or NT Package
(TOP VIEW)



FUNCTION TABLE

OUTPUT CONTROL		DATA INPUT	OUTPUT	
\overline{OE}_1	\overline{OE}_2	A	'5540	'5541
X	H	X	Z	Z
H	X	X	Z	Z
L	L	L	H	L
L	L	H	L	H

PRELIMINARY

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.


Copyright © 1988, Texas Instruments Incorporated

TEXAS
INSTRUMENTS


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

**SN10KHT5540, SN10KHT5541
OCTAL ECL-TO-TTL TRANSLATORS WITH 3-STATE OUTPUTS**

logic diagram (positive logic)



logic symbols*



*These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 55012 • DALLAS, TEXAS 75205

ALTERA

EPM5016 to EPM5192

High-Speed, High-Density MAX CPLDs

October 1990, ver. 1

Data Sheet


Features

- Complete family of CMOS CPLDs solves design tasks ranging from fast 20-pin address decoders to 100-pin LSI custom peripherals.
- The advanced MAX architecture combines the speed, ease of use, and familiarity of PAL devices with the density of programmable gate arrays.
- EP5000-series CPLDs provide 15-ns combinatorial delays, counter frequencies up to 100 MHz, pipelined data rates of 100 MHz, and high-complexity designs with true system clock rates up to 66 MHz.
- Available in a wide variety of packages, including DIP, SOIC, J-Lead, PGA, and QFP formats in windowed ceramic and plastic one-time-programmable versions.
- MAX+PLUS PC- and workstation-based development tools compile large designs in minutes.
- Industry-standard EDIF interfaces to workstation and third-party CAE tools are available.

3

Figure 1 shows the EPM5000-series modular architecture.

Figure 1. EPM5000-Series Modular Architecture



Family Highlights

- ◆ Multiple Array Matrix (MAX) architecture solves speed, density, and design flexibility problems
 - Advanced macrocell array provides registered, combinatorial, or flow-through latch operation.
 - Expander product-term array automatically provides additional combinatorial or registered logic.
 - Decoupled I/O block with dual feedback on I/O pins allows flexible pin utilization.
 - Programmable Interconnect Array provides automatic 100% routing in devices with multiple LABs.
 - Each macrocell supports synchronous or asynchronous operation of every macrocell, using single or multiple clocks per device.
- ◆ EPM5000-Series Performance
 - Pipelined data rates up to 100 MHz
 - Counters as fast as 100 MHz
 - t_{PD} performance from 15 ns to 25 ns
 - Advanced 0.8-micron CMOS EPROM technology
- ◆ EPM5000-Series Logic Density
 - 16- to 192-macrocell devices
 - 20- to 100-pin packages
 - 32 to 384 flip-flops and latches
 - More than 32 product terms on a single macrocell
 - Product-term expansion on any data or control path
- ◆ MAX+PLUS Design Tools
 - Design entry via unified, hierarchical schematic capture and Altera Hardware Description Language (AHDL)
 - Fast, automatic design processing with logic synthesis
 - Automatic device fitting, no hand editing needed
 - Hardware and software design verification tools
 - Compiles a 16-bit counter in 34 seconds on a 16-MHz 386 computer
- ◆ EDIF interfaces to MAX+PLUS provide paths to Dazix, Valid Logic Systems, Mentor Graphics, and other workstation-based CAE tools.

General Description

EPM5000-series Erasable Programmable Logic Devices (EPLDs) represent a revolutionary step in programmable logic: they combine innovative architecture and state-of-the-art process to offer optimum performance, logic density, flexibility, and the highest speeds and densities available in general-purpose reprogrammable logic. These EPLDs are high-speed, high-density replacements for SSI and MSI TTL and CMOS packages and conventional PLDs. For example, an EPM5192 replaces over 100 7400-series SSI and MSI TTL and CMOS packages, integrating complete subsystems into a single package, saving board area, and reducing power consumption.

These MAX EPLDs range in density from 16 to 192 macrocells. They are divided into two groups: higher-speed MAX EPLDs (EPM5016 and EPM5032) and higher-density MAX EPLDs (EPM5064, EPM5128, EPM5130 and EPM5192). The higher-speed MAX EPLDs achieve system frequencies of 66 MHz, and are capable of counter frequencies of 100 MHz.

Logic Array Blocks The EPM5016 and EPM5032 MAX EPLDs have a single Logic Array Block (LAB). The EPM5064, EPM5128, EPM5130, and EPM5192 MAX EPLDs contain multiple LABs. Each LAB contains a macrocell array, an expander product-term array, and a decoupled I/O block. Expander product terms (expanders) are unallocated, inverted product terms that can be used and shared by all macrocells in the LAB to create combinatorial and registered logic. Thus, expressions requiring up to 66 product terms can be implemented in a single macrocell. Signals in the higher-density devices are routed between multiple LABs by a Programmable Interconnect Array (PIA) that ensures 100% routability. This multiple array architecture enables EPM5000-series EPLDs to offer the speed of smaller arrays with the integration density of larger arrays.

Modular Architecture The modular architecture of MAX EPLDs provides integration solutions over a wide range of logic densities. Migration from one type of device to another is easy. For example, the EPM5128 and EPM5130 EPLDs have the same logic capacity, but have packages optimized to handle different I/O requirements. Over the entire family, a wide range of packaging options for both through-hole and surface-mount applications is available. Plastic one-time-programmable (OTP) packages are available for economical volume production.

3

Logic Design Entry Logic designs are created and programmed into EPM5000-series EPLDs with the MAX+PLUS Development System. MAX+PLUS is a complete CAE system offering hierarchical design entry tools, automatic design compilation and fitting, timing simulation, and device programming. The MAX+PLUS Compiler features advanced logic synthesis algorithms, allowing designs to be entered in a variety of high-level formats while ensuring the most efficient use of EPLD resources. The combination of a flexible architecture and advanced CAE tools ensures rapid design cycles so that a design may go from conception to completion in single day. Interfaces to third-party tools are also available to allow design entry and logic simulation on a variety of workstation platforms.

Functional Description


EPM5000-series EPLDs use CMOS EEPROM cells to configure logic functions within the devices. MAX architecture is user-configurable to accommodate a variety of independent logic functions, and the EPLDs can be erased for quick and efficient iterations during design development and debug cycles.

Logic Array Block

EPM5000-series EPLDs contain from 1 to 12 Logic Array Blocks. Each LAB, shown in Figure 2, consists of a macrocell array, an expander product-term array, and an I/O control block. (The number of macrocells and expanders in the arrays varies with each device.) Macrocells are the primary resource for logic implementation, but if needed, expanders can be used to supplement the capabilities of any macrocell. The expander product-term array consists of a group of unallocated, inverted product terms. Flexible macrocells and allocatable expanders facilitate variable product-term designs.

Figure 2. Logic Array Block

The LAB consists of a macrocell array, an expander product-term array, and a decoupled I/O block. The flexibility of the LAB ensures high speeds and efficient device utilization.




without the waste associated with fixed product-term architectures. Thus PAL or PLA devices are easily integrated into MAX EPLDs. The outputs of the macrocells feed the decoupled I/O block, which consists of a group of programmable tri-state buffers and I/O pins. In the EPM5064, EPM5130, and EPM5192, multiple LABs are connected by a Programmable Interconnect Array (PIA).

Macrocells

The EPM5000-series macrocell, shown in Figure 3, consists of a programmable logic array and an independently configurable register. This register may be programmed for D, T, JK, or SR operation; or as a flow through latch; or bypassed for purely combinatorial operation. Combinatorial logic is implemented in the programmable logic array, which consists of three product terms ORed together that feed one input of an XOR gate. The second input to the XOR gate is also controlled by a product term that makes it possible to implement active-high or active-low logic. The XOR gate is also used for complex XOR arithmetic logic functions and for De Morgan's inversion to reduce the number of product terms. The output of the XOR gate feeds the programmable register, or bypasses it for purely combinatorial operation. The logic array ensures high speed while eliminating inefficient, unused product terms. Also, expanders can be allocated to enhance the capability of the logic array.

Additional product terms, called secondary product terms, are used for Output Enable, Preset, Clear, and Clock logic. Preset and Clear product terms drive the active-low asynchronous Preset and asynchronous Clear inputs to the configurable flip-flop. The Clock product term allows the register to have an independent Clock and supports positive- and negative-edge triggered operation.

Figure 3. EPM5000-Series Macrocell



3

edge-triggered operation. Macrocells that drive an output pin may use the Output Enable product term to control the active-high tri-state buffer in the I/O control block. These secondary product terms allow 7400-series TTL functions to be emulated exactly.

The EPM5000-series macrocell configurability makes it possible to efficiently integrate complete subsystems into a single device. All macrocell outputs are globally routed within an LAB and also feed the PIA to provide efficient routing of signal-intensive designs.

Clock Options

Each LAB has two clocking modes: asynchronous and synchronous. During asynchronous clocking, each flip-flop is clocked by a product term. Thus, any input or internal logic may be used as a clock. Systems that require multiple clocks are easily integrated into EPM5000-series EPLDs. Asynchronous clocking also allows each flip-flop to be configured for positive- or negative-edge-triggered operation, giving the macrocell a high degree of flexibility.


Synchronous clocking is provided by a dedicated system clock (CLK). This direct connection provides enhanced clock-to-output delay times. Since each LAB has one synchronous clock, all flip-flop clocks within it are positive-edge-triggered from the CLK pin. If the CLK pin is not used as a system clock, it may be used as a dedicated input.

Expander Product Terms

The expander product-term array (Figure 4) contains unallocated, inverted product terms that enhance the macrocell array. Expanders can be used and shared by all product terms in the LAB. Wherever extra logic is needed (including register control functions), expanders can be used to implement the logic. These expanders provide the flexibility to implement register intensive and product-term-intensive designs for MAX EPLDs.

Figure 4. Expander Product Terms

Expander product terms are unallocated logic that can be used and shared by all macrocells in an LAB. Sharing allows efficient integration of complex combinatorial functions.



Expanders are fed by all signals in the LAB. One expander may feed all macrocells in the LAB or multiple product terms in the same macrocell. Since expanders also feed the secondary product terms of each macrocell, complex logic functions can be implemented without using another macrocell. Expanders can be cross-coupled to build additional flip-flops or latches.


I/O Control Block

Each LAB has an I/O control block (Figure 5) that consists of a user-configurable I/O control function for each I/O pin. The I/O control block is fed by the macrocell array. The tri-state buffer is controlled by a dedicated macrocell product term, and drives the I/O pad.

Each MAX EPLD has dual feedback—one feedback path before and one after the tri-state buffer—for every I/O pin. The tri-state buffer decouples the I/O pins from the macrocells so that all registers within the LAB can be "buried." Thus, I/O pins can be configured as dedicated input, output, or bidirectional pins. In multiple-LAB MAX devices, I/O pins feed the PLA.

Figure 5. I/O Control Block

The decoupled I/O control block features dual feedback to maximize use of device pins.



Programmable Interconnect Array

The higher-density EPM5000-series devices (EPM5064, EPM5128, EPM5130, and EPM5192) use a Programmable Interconnect Array (PIA) to route signals between the various LABs. The PIA routes only the signals required for implementing logic in an LAB, and is fed by all macrocell feedbacks and all I/O pin feedbacks. Unlike channel routing in masked or programmable gate arrays—where routing delays are variable and path-dependent—the PIA has a fixed delay. Because the PIA eliminates skew between signals, timing performance is easy to predict.


3

Timing Model

Timing within EPM5000-series EPLDs is easily determined with MAX+PLUS software or with the models shown in Figure 6. EPM5000-series EPLDs have fixed internal delays, that allow the user to determine the worst-case timing delays for any design. For complete timing information, MAX+PLUS software provides a timing simulator, a delay predictor, and a detailed timing analyzer.

Figure 6. Timing Models

Design performance can be predicted with these timing models and the device performance specifications.



The timing models shown in Figure 6 may be used together with the internal timing parameters for a particular EPLD to derive timing information. External timing parameters are derived from a sum of internal parameters and represent pin-to-pin timing delays. Figure 7 shows the internal timing waveforms for these devices. Refer to *Application Brief 75 (EPM5000-Series MAX EPLD Timing)* in this data book for further information.


Design Security

MAX EPLDs contain a programmable Security Bit that controls access to the data programmed into the device. If this feature is used, a proprietary design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security, since programmed data within EPROM cells is invisible. The Security Bit that controls this feature, as well as all other program data, is reset by erasing the EPLD.

Figure 7. Switching Waveforms

In multiple LAB EPLDs, I/O pins used as inputs can traverse the PIA.

$t_R & t_f < 3$ ns.
Inputs are driven at 3 V for a logic high and 0 V for a logic low. All timing characteristics are measured at 1.5 V.




MAX EPLDs are fully functionally tested and guaranteed. Complete test of each programmable EPROM bit and all internal logic elements ensure 100% programming yield. AC test measurements are performed under conditions shown in Figure 8.

Figure 8. AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests should not be performed under AC conditions. Large-amplitude, fast-ground current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, it can create significant reductions in observable input noise immunity.

Note: Numbers in parentheses are for the EPM5016.



Test programs may be used and then erased during early stages of the production flow. This facility to use application-independent, general-purpose tests is called generic testing and is unique among user-configurable logic devices. EPLDs also contain on-board logic test circuitry to allow verification of function and AC specifications once they are packaged in windowless packages.

MAX+PLUS Development System

The MAX+PLUS Development System is a unified CAE system for integrating designs into EPM5000-series MAX EPLDs. Designs can be entered as logic schematics with the Graphic Editor or as state machines, truth tables, and Boolean equations with the Altera Hardware Description Language (AHDL). Logic synthesis and minimization optimize the logic of a design. Design verification and timing analysis are performed with the Simulator or the delay prediction feature. Errors in a design are automatically located and highlighted in the schematic or text design file. Hosted on IBM PS/2, PC-AT, or compatible machines, and workstations (e.g., Apollo, Sun, IBM), MAX+PLUS gives the designer the tools to quickly and efficiently create complex logic designs. Further details about the MAX+PLUS Development System are available in the *PLS-MAX Data Sheet*.

Device Programming

EPM5000-series EPLDs may be programmed on an IBM PS/2, PC-AT or compatible computer with an Altera Logic Programmer card, the PLE3-12A Master Programming Unit, and an appropriate device adapter. These are included in the complete PLDS-MAX Development System or purchased separately. EPM5000-series EPLDs may also be programmed with third-party hardware (see the *Third-Party Development Support Data Sheet* in this data book). Contact Altera or your equipment manufacturer for more information.

EPM5128

Features

- High-density 128-macrocell general-purpose MAX EPLD
- 256 shareable expander product terms that allow over 32 product terms in a single macrocell
- High-speed multiple-LAB architecture
 - t_{PD} as fast as 25 ns
 - Counter frequencies up to 50 MHz
 - Pipelined data rates up to 62.5 MHz
- Programmable I/O architecture allowing up to 60 inputs or 52 outputs
- Available in 68-pin windowed ceramic or plastic one-time-programmable J-lead packages and in 68-pin windowed ceramic PGA packages

General Description

The Altera EPM5128 is a user-configurable, high-performance MAX EPLD that provides a high-density replacement for 7400-series SSI and MSI TTL and CMOS logic. (For example, a 74161 counter uses only 3% of the EPM5128.) The EPM5128 can replace over 60 TTL MSI and SSI components and integrate multiple 20- and 24-pin low-density PLDs. Figure 18 shows the J-lead and PGA package diagrams for the EPM5128.

3

Figure 18. EPM5128 Pin-Out Diagrams

A quad flat pack (QFP) package is under development. Contact Altera Marketing for information. See Table 1 in this data sheet for PGA package pin-outs. Package outlines not drawn to scale.





Figure 19 shows output drive characteristics of EPM5128 I/O pins typical supply current versus frequency for the EPMS128.


Figure 19. EPMS128 Output Drive Characteristics and I_{CC} vs. Frequency



The EPM5128 consists of 128 macrocells equally divided into 8 Logic A Blocks (LABs) that each contain 16 macrocells (see Figure 20). Each LAB also contains 32 expander product terms. The EPM5128 has 8 dedicated input pins, one of which may be used as a synchronous system clock. EPM5128 contains 52 I/O pins that can be configured for input, output or bidirectional data flow. Four of the LABs have 8 I/O pins, and the other four have 5 I/O pins.

Figure 20. EPM5128 Block Diagram

Numbers in parentheses are for PGA packages.
 1 (B6) Input/CLK
 2 (A8) Input
 32 (L6) Input
 34 (L8) Input
 Input 35 (A7)
 Input 35 (A8)
 Input 35 (L8)
 Input 35 (K8)



Absolute Maximum Ratings Note: See Operating Requirements for EPLDs in this data book.

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	Supply voltage	With respect to GND	-2.0	7.0	V
V_{PP}	Programming supply voltage	See Note (1)	-2.0	13.5	V
V_I	DC input voltage		-2.0	7.0	V
I_{MAX}	DC V_{CC} or GND current			500	mA
I_{OUT}	DC output current, per pin		-25	25	mA
P_D	Power dissipation			2500	mW
T_{STG}	Storage temperature	No bias	-65	+150	°C
T_{AMB}	Ambient temperature	Under bias	-65	+135	°C
T_J	Junction temperature	Under bias		+150	°C

Recommended Operating Conditions See Note (2)

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	Supply voltage		4.75 (4.5)	5.25 (5.5)	V
V_I	Input voltage		0	V_{CC}	V
V_O	Output voltage		0	V_{CC}	V
T_A	Operating temperature	For commercial use	0	+70	°C
T_A	Operating temperature	For industrial use	-40	+85	
T_C	Case temperature	For military use	-55	+125	°C
t_R	Input rise time			100	ns
t_F	Input fall time			100	ns

DC Operating Conditions See Note (2), (3), (4)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IH}	High-level input voltage		2.0		$V_{CC} + 0.3$	V
V_{IL}	Low-level input voltage		-0.3		0.8	V
V_{OH}	High-level TTL output voltage	$I_{OH} = -4 \text{ mA DC}$	2.4			V
V_{OL}	Low-level output voltage	$I_{OL} = 8 \text{ mA DC}$			0.45	V
I_I	Input leakage current	$V_I = V_{CC} \text{ or GND}$	-10		+10	μA
I_{OZ}	Tri-state output off-state current	$V_O = V_{CC} \text{ or GND}$	-40		+40	μA
I_{CC1}	V_{CC} supply current (standby)	$V_I = V_{CC} \text{ or GND}$	150		225 (300)	mA
I_{CC3}	V_{CC} supply current	$V_I = V_{CC} \text{ or GND}$ No load, $f = 1.0 \text{ MHz}$ See Note (5)	155		250 (350)	mA

Capacitance

Symbol	Parameter	Conditions	Min	Max
C_{IN}	Input capacitance	$V_{IN} = 0 \text{ V}, f = 1.0 \text{ MHz}$		
C_{OUT}	Output capacitance	$V_{OUT} = 0 \text{ V}, f = 1.0 \text{ MHz}$		

AC Operating Conditions See Note (4)

External Timing Parameters			EPM5128-1		EPM5128-2		EPM5128		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Unit
t_{PD1}	Input to non-registered output	$C_1 = 35 \text{ pF}$		25		30		35	ns
t_{PD2}	VO input to non-reg. output	$C_1 = 35 \text{ pF}$		40		45		55	ns
t_{SU}	Setup time		15		20		25		ns
t_H	Hold time		0		0		0		ns
t_{CO1}	Clock to output delay	$C_1 = 35 \text{ pF}$		14		16		20	ns
t_{ASU}	Asynchronous setup time		5		6		8		ns
t_{AH}	Asynchronous hold time		6		8		10		ns
t_{CH}	Clock high time		8		10		12.5		ns
t_{CL}	Clock low time		8		10		12.5		ns
t_{ACH}	Asynchronous clock high time		11		14		16		ns
t_{ACL}	Asynchronous clock low time		9		11		14		ns
t_{ACO1}	Asynch. clock to output delay	$C_1 = 35 \text{ pF}$		25		30		35	ns
t_{CNT}	Minimum clock period			20		25		30	ns
f_{CNT}	Internal maximum frequency		50		40		33.3		MHz
t_{ACNT}	Minimum asynch. clock period	See Note (6)		20		25		30	ns
f_{ACNT}	Max. internal asynch. frequency	See Note (6)	50		40		33.3		MHz
f_{MAX}	Max. frequency; pipelined data		62.5		50		40		MHz

For information on internal timing parameters, refer to App. Brief 75 (EPM5000-Series MAX EPLD Timing).

Internal Timing Parameters			EPM5128-1		EPM5128-2		EPM5128		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Unit
t_{IN}	Input pad and buffer delay			5		7		9	ns
t_{IO}	VO input pad and buffer delay			6		6		9	ns
t_{EXP}	Expander array delay			12		14		20	ns
t_{LAD}	Logic array delay			12		14		16	ns
t_{LAC}	Logic control array delay			10		12		13	ns
t_{OD}	Output buffer and pad delay	$C_1 = 35 \text{ pF}$		5		5		6	ns
t_{ZX}	Output buffer enable delay			10		11		13	ns
t_{XZ}	Output buffer disable delay	$C_1 = 5 \text{ pF}$		10		11		13	ns
t_{SU}	Register setup time		6		8		10		ns
t_{LATCH}	Flow-through latch delay			3		4		4	ns
t_{RD}	Register delay			1		2		2	ns
t_{COMB}	Combinatorial delay			3		4		4	ns
t_H	Register hold time		6		8		10		ns
t_{IC}	Clock delay			14		16		18	ns
t_{ICS}	System clock delay			2		2		3	ns
t_{FD}	Feedback delay			1		1		2	ns
t_{PRE}	Register preset time			5		6		7	ns
t_{CLR}	Register clear time			5		6		7	ns
t_{PIA}	Progr. Interconn. Array delay			14		16		20	ns

Notes to tables:

- (1) Minimum DC input is -0.3 V. During transitions, the inputs may undershoot -2.0 V or overshoot to 7.0 V for periods less than 20 ns under no-load conditions.
- (2) Numbers in parentheses are for military and industrial temperature-range version
- (3) Typical values are for $T_A = 25^\circ\text{C}$ and $V_{CC} = 5\text{ V}$.
- (4) $V_{CC} = 5\text{ V} \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C for commercial use.
 $V_{CC} = 5\text{ V} \pm 10\%$, $T_A = -40^\circ\text{C}$ to 85°C for industrial use.
 $V_{CC} = 5\text{ V} \pm 10\%$, $T_C = -55^\circ\text{C}$ to 125°C for military use.
- (5) Measured with device programmed as a 16-bit counter in each LAB.
- (6) This parameter is measured with a positive-edge-triggered clock at the register. For negative-edge clocking, the $t_{A\text{CH}}$ and $t_{A\text{CL}}$ parameters must be swapped.

Product Availability

Grade		Availability
Commercial (0°C to 70°C)		EPM5128-1, EPM5128-2, EPM5128
Industrial (-40°C to 85°C)		EPM5128
Military (-55°C to 125°C)		EPM5128


Note: Only military-temperature-range EPLDs are listed above. MIL-STD-883-compliant product specifications are provided in Military Product Drawings (MPDs), available from Altera Marketing by calling 1 (800) SOS-EPLD. These MPDs should be used to prepare Source Control Drawings (SCDs). See *Military Products* in this data book.

Table 1 shows the pin-outs for the EPM5128 PGA package.

Table 1. EPM5128 PGA Pin-Outs

Pin	Function	Pin	Function	Pin	Function	Pin	Function
A2	I/O	B10	I/O	G1	I/O	K7	VCC
A3	I/O	B11	I/O	G2	VCC	K8	I/O
A4	I/O	C1	I/O	G10	GND	K9	I/O
A5	I/O	C2	I/O	G11	I/O	K10	I/O
A6	Input	C10	I/O	H1	I/O	K11	I/O
A7	Input	C11	I/O	H2	I/O	L2	I/O
A8	Input	D1	I/O	H10	I/O	L3	I/O
A9	I/O	D2	I/O	H11	I/O	L4	Input
A10	I/O	D10	I/O	J1	I/O	L5	Input
B1	I/O	D11	I/O	J2	I/O	L6	Input
B2	I/O	E1	I/O	J10	I/O	L7	I/O
B3	I/O	E2	GND	J11	I/O	L8	I/O
B4	I/O	E10	VCC	K1	I/O	L9	I/O
B5	VCC	E11	I/O	K2	I/O	L10	I/O
B6	Input/CLK	F1	I/O	K3	I/O		
B7	GND	F2	I/O	K4	I/O		
B8	I/O	F10	I/O	K5	GND		
B9	I/O	F11	I/O	K6	Input		

us2
15



15 devices

9/21/89

TESTED ASIC FOR MIN/MAX Power Supply Currents.
The 4 DACs were set to full scale ($2.56\text{V}_{\text{out}}$)
and were then loaded for a 1 LSB change ($2.55\text{V}_{\text{out}}$)
~~and was then loaded for a 1 LSB change ($2.55\text{V}_{\text{out}}$)~~
and the power supply currents were
then recorded.

	min (no load)	max	
+5V	27mA	77mA + 5mA (sourcing)	
-1.0V	2.5mA	26mA (sinking)	
+2.56V	3.5mA	3.5mA (sourcing)	

The power supplies were monitored for noise and
glitches - none were observed.

The above currents are the avg MIN/MAX
currents of the 1552 DA A/D chips available.

Z_{out} 3.0 - 14Ω / output


PS currents

	<u>use</u>
64 x 3.5mA	224mA
64 x 2.5mA	160mA
64 x 27	1,728mA


WE CAN DRIVE ENTIRE BOARD WITH 2 PMKAGE

18

TYPICAL WRITE CYCLE



TYPICAL READ CYCLE



TIMING*

T1 = 100nS MIN	T4 = 4nS MIN
T2 = 3.25uS MAX	T5 = 100nS MIN
T3 = 40nS MAX	

* APPROXIMATE VALUES FROM SIMULATION DATA SHEETS

**54ACT11245, 74ACT11245
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

02987, JULY 1987—REVISED AUGUST 1988

- 3-State Outputs Drive Bus Lines Directly
- Inputs are TTL-Voltage Compatible
- New Flow-Through Architecture to Optimize PCB Layout
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs


description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.


The device allows data transmission from the A bus to the B bus, or from the B bus to the A bus, depending upon the logic level at the direction control (DIR) input. The enable input (G) can be used to disable the device so that the buses are effectively isolated.

The 54ACT11245 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11245 is characterized for operation from -40°C to 85°C.

**54ACT11245 . . . JT PACKAGE
74ACT11245 . . . DW OR NT PACKAGE
(TOP VIEW)**



**54ACT11245 . . . FK PACKAGE
(TOP VIEW)**



NC = No internal connection

FUNCTION TABLE

ENABLE G	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1987

**TEXAS
INSTRUMENTS**
POST OFFICE BOX 656012 • DALLAS, TEXAS 75265

54ACT11245, 74ACT11245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

logic symbol[†]




2

[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, JT, and NT packages.

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	-0.5 V to 7 V
Input voltage, V _I (see Note 1)	-0.5 V to V _{CC} +0.5 V
Output voltage, V _O (see Note 1)	-0.5 V to V _{CC} +0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±50 mA
Continuous current through V _{CC} or GND pins	±200 mA
Storage temperature range	-65°C to 150°C

[‡]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

54ACT11245, 74ACT11245
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

		54ACT11245		74ACT11245		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	-4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage			0.8	0.8	V
I _{OH}	High-level output current			-24	-24	mA
I _{OL}	Low-level output current			24	24	mA
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V
ΔV/Δt	Input transition rise or fall rate	0	10	0	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT11245	74ACT11245	UNIT
			MIN	TYP	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	4.5 V	4.4			4.4	4.4	V
		5.5 V	5.4			5.4	5.4	
	I _{OH} = -24 mA	4.5 V	3.94			3.7	3.8	
		5.5 V	4.94			4.7	4.8	
	I _{OH} = -50 mA [†]	5.5 V				3.85		
V _{OL}	I _{OL} = 50 μA	4.5 V		0.1		0.1	0.1	V
		5.5 V		0.1		0.1	0.1	
	I _{OL} = 24 mA	4.5 V		0.36		0.5	0.44	
		5.5 V		0.36		0.5	0.44	
	I _{OL} = 50 mA [†]	4.5 V				1.65		
I _{OZ}	I _{OL} = 75 mA [†]	4.5 V					1.65	mA
		5.5 V						
	V _O = V _{CC} or GND	4.5 V		±0.5		±10	±5	
		5.5 V		±0.1		±1	±1	
	I _{IC}	V _I = V _{CC} or GND; I _O = 0	5.5 V		8	160	80	μA
ΔICC [‡]	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.9		1	1	mA
	C _i	V _I = V _{CC} or GND	5 V	4				PF
C _{io}	V _O = V _{CC} or GND	5 V	12					PF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

switching characteristics, V_{CC} = 5 V ± 0.5 V (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			54ACT11245	74ACT11245	UNIT	
			MIN	TYP	MAX	MIN	MAX		
t _{PLH}	A or B	B or A	1.5	6.2	9.2	1.5	10.6	1.5	ns
t _{PHL}			1.5	5.4	8.6	1.5	9.6	1.5	
t _{PZH}	G	A or B	1.5	8.1	12	1.5	14.1	1.5	13.2
t _{PZL}			1.5	8.2	11.7	1.5	13.7	1.5	
t _{PHZ}	G	A or B	1.5	9.3	11.8	1.5	13.6	1.5	12.9
t _{PLZ}			1.5	9.8	12.9	1.5	14.6	1.5	

TEXAS
INSTRUMENTS

POST OFFICE BOX 555012 • DALLAS, TEXAS 75285

2

Advanced MOS Circuits


19

54ACT11245, 74ACT11245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	65	
		Outputs disabled	19	pF


PARAMETER MEASUREMENT INFORMATION




TEST	S1
tPLH/tPHL	OPEN
tPLZ/tPZL	2 × V _{CC}
tPHZ/tPZH	GND

2

Advanced CMOS Circuits



PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_0 = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS

**TYPES SN5404, SN54H04, SN54L04, SN54LS04, SN54S04,
SN7404, SN74H04, SN74LS04, SN74S04
HEX INVERTERS**

REVISED DECEMBER 1963

Package Options include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

- Dependable Texas Instruments Quality and Reliability

description

These devices contain six independent inverters.

The SN5404, SN54H04, SN54L04, SN54LS04 and SN54S04 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN7404, SN74H04, SN74LS04 and SN74S04 are characterized for operation from 0°C to 70°C .

FUNCTION TABLE (each inverter)

INPUTS	OUTPUT
A	Y
H	L
L	H

logic diagram (each inverter)




positive logic


$$Y = \bar{A}$$

**SN5404, SN54H04, SN54L04 ... J PACKAGE
SN54LS04, SN54S04 ... J OR W PACKAGE
SN7404, SN74H04 ... J OR N PACKAGE
SN74LS04, SN74S04 ... D, J OR N PACKAGE**


(TOP VIEW)



**SN5404, SN54H04 ... W PACKAGE
(TOP VIEW)**



**SN54LS04, SN54S04 ... FJ PACKAGE
SN74LS04, SN74S04 ... FN PACKAGE
(TOP VIEW)**



NC - No internal connection

3

TTL DEVICES

PRODUCTIVE DATA
This document contains information current as of publication date. Previous editions or specifications for the terms of Texas Instruments standard warranties. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**
POST OFFICE BOX 222012 • DALLAS, TEXAS 75220

3-29
20



**National
Semiconductor**

LM111/LM211/LM311 Voltage Comparator

General Description

The LM111, LM211 and LM311 are voltage comparators that have input currents nearly a thousand times lower than devices like the LM106 or LM710. They are also designed to operate over a wider range of supply voltages: from standard $\pm 15V$ op amp supplies down to the single 5V supply used for IC logic. Their output is compatible with RTL, DTL and TTL as well as MOS circuits. Further, they can drive lamps or relays, switching voltages up to 50V at currents as high as 50 mA.

Both the inputs and the outputs of the LM111, LM211 or the LM311 can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided and outputs can be wire OR'ed. Although slower than the LM106 and LM710 (200 ns response time vs

40 ns) the devices are also much less prone to spurious oscillations. The LM111 has the same pin configuration as the LM106 and LM710.


The LM211 is identical to the LM111, except that its performance is specified over a -25°C to $+85^{\circ}\text{C}$ temperature range instead of -55°C to $+125^{\circ}\text{C}$. The LM311 has a temperature range of 0°C to $+70^{\circ}\text{C}$.

Features


- Operates from single 5V supply
- Input current: 150 nA max. over temperature
- Offset current: 20 nA max. over temperature
- Differential input voltage range: $\pm 30\text{V}$.
- Power consumption: 135 mW at $\pm 15\text{V}$

Typical Applications**


Offset Balancing



Detector for Magnetic Transducer




Relay Driver with Strobe




Note: Do Not Ground Strobe Pin.

Strobing




**Note: Pin connections shown on schematic diagram and typical applications are for H08 metal can package.

Increasing Input Stage Current*




*Increases typical conversion mode slew from $7.0\text{V}/\mu\text{s}$ to $16\text{V}/\mu\text{s}$.

Digital Transmission Isolator



Strobing off Both Input* and Output Stages



*Typical input current is 50 pA with inputs strobed off.

Note: Do Not Ground Strobe Pin.

TL/H/5704-1

Absolute Maximum Ratings for the LM111/LM211

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

(Note 7)

Total Supply Voltage (V_{S4})	36V
Output to Negative Supply Voltage (V_{74})	50V
Ground to Negative Supply Voltage (V_{14})	30V
Differential Input Voltage	$\pm 30V$
Input Voltage (Note 1)	$\pm 15V$
Power Dissipation (Note 2)	500 mW
Output Short Circuit Duration	10 sec

Operating Temperature Range LM111	-55°C to 125°C
LM211	-25°C to 85°C
Storage Temperature Range	-65°C to 15
Lead Temperature (Soldering, 10 sec)	260°C
Voltage at Strobe Pin	$V+ - 5V$
Soldering Information	
Dual-In-Line Package	
Soldering (10 seconds)	260°C
Small Outline Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.	
ESD Rating (Note 8)	300V

Electrical Characteristics for the LM111 and LM211 (Note 3)

Parameter	Conditions	Min	Typ	Max	Units
Input Offset Voltage (Note 4)	$T_A = 25^\circ C, R_S \leq 50k$		0.7	3.0	mV
Input Offset Current (Note 4)	$T_A = 25^\circ C$		4.0	10	nA
Input Bias Current	$T_A = 25^\circ C$		60	100	nA
Voltage Gain	$T_A = 25^\circ C$	40	200		V/mV
Response Time (Note 5)	$T_A = 25^\circ C$		200		ns
Saturation Voltage	$V_{IN} \leq -5 mV, I_{OUT} = 50 mA$ $T_A = 25^\circ C$		0.75	1.5	V
Strobe ON Current (Note 6)	$T_A = 25^\circ C$	2.0	3.0	5.0	mA
Output Leakage Current	$V_{IN} \geq 5 mV, V_{OUT} = 35V$ $T_A = 25^\circ C, I_{STROBE} = 3 mA$		0.2	10	nA
Input Offset Voltage (Note 4)	$R_S \leq 50 k$			4.0	mV
Input Offset Current (Note 4)				20	nA
Input Bias Current				150	nA
Input Voltage Range	$V+ = 15V, V- = -15V, \text{Pin } 7$ Pull-Up May Go To 5V	-14.5	13.5-14.7	13.0	V
Saturation Voltage	$V+ \geq 4.5V, V- = 0$ $V_{IN} \leq -6 mV, I_{OUT} \leq 8 mA$		0.23	0.4	V
Output Leakage Current	$V_{IN} \geq 5 mV, V_{OUT} = 35V$		0.1	0.5	μA
Positive Supply Current	$T_A = 25^\circ C$		5.1	6.0	mA
Negative Supply Current	$T_A = 25^\circ C$		4.1	5.0	mA

Note 1: This rating applies for ± 15 supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

Note 2: The maximum junction temperature of the LM111 is 150°C, while that of the LM211 is 110°C. For operating at elevated temperatures, devices in the HO8 package must be derated based on a thermal resistance of 165°C/W, junction to ambient, or 20°C/W, junction to case. The thermal resistance of the dual-in-line package is 110°C/W, junction to ambient.

Note 3: These specifications apply for $V_S = \pm 15V$ and Ground pin at ground, and $-55^\circ C \leq T_A \leq +125^\circ C$, unless otherwise stated. With the LM211, however, all temperature specifications are limited to $-25^\circ C \leq T_A \leq +85^\circ C$. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to $\pm 15V$ supplies.

Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain and input impedance.




Note 5: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.

Note 6: This specification gives the range of current which must be drawn from the strobe pin to ensure the output is properly disabled. Do not short the strobe to ground; it should be current driven at 3 to 5 mA.




Note 7: Refer to RETS111X for the LM111H, LM111J and LM111J-S military specifications.

Note 8: Human body model, 1.5 kΩ in series with 100 pF.

LM311 Typical Performance Characteristics (Continued)



TL/H/5704-11



TL/H/5704-12

Absolute Maximum Ratings for the LM311

No Military/Aerospace specified devices are required. Please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{SS})	36V	Output Short Circuit Duration	10 sec
Output to Negative Supply Voltage (V_{T4})	40V	Operating Temperature Range	0° to 70°C
Ground to Negative Supply Voltage (V_{14})	30V	Storage Temperature Range	-65°C to 150°C
Differential Input Voltage	±30V	Lead Temperature (soldering, 10 sec)	260°C
Input Voltage (Note 1)	±15V	Voltage at Strobe Pin	$V^+ - 5V$
Power Dissipation (Note 2)	500 mW	Soldering Information	
ESD Rating (Note 7)	300V	Dual-In-Line Package	

Soldering (10 seconds)	260°C
Small Outline Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics for the LM311 (Note 3)

Parameter	Conditions	Min	Typ	Max	Units
Input Offset Voltage (Note 4)	$T_A = 25^\circ C, R_S \leq 50k$		2.0	7.5	mV
Input Offset Current (Note 4)	$T_A = 25^\circ C$		6.0	50	nA
Input Bias Current	$T_A = 25^\circ C$		100	250	nA
Voltage Gain	$T_A = 25^\circ C$	40	200		V/mV
Response Time (Note 5)	$T_A = 25^\circ C$		200		ns
Saturation Voltage	$V_{IN} \leq -10 \text{ mV}, I_{OUT} = 50 \text{ mA}$ $T_A = 25^\circ C$		0.75	1.5	V
Strobe ON Current	$T_A = 25^\circ C$	1.5	3.0		mA
Output Leakage Current	$V_{IN} \geq 10 \text{ mV}, V_{OUT} = 35V$ $T_A = 25^\circ C, I_{STROBE} = 3 \text{ mA}$ $V^- = V_{GRND} = -5V$		0.2	50	nA
Input Offset Voltage (Note 4)	$R_S \leq 50k$			10	mV
Input Offset Current (Note 4)				70	nA
Input Bias Current				300	nA
Input Voltage Range		-14.5	13.8, -14.7	13.0	V
Saturation Voltage	$V^+ \geq 4.5V, V^- = 0$ $V_{IN} \leq -10 \text{ mV}, I_{OUT} \leq 8 \text{ mA}$		0.23	0.4	V
Positive Supply Current	$T_A = 25^\circ C$		5.1	7.5	mA
Negative Supply Current	$T_A = 25^\circ C$		4.1	5.0	mA

Note 1: This rating applies for $\pm 15V$ supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.

Note 2: The maximum junction temperature of the LM311 is 110°C. For operating at elevated temperature, devices in the HO6 package must be derated based on a thermal resistance of 165°C/W, junction to ambient, or 20°C/W, junction to case. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.

Note 3: These specifications apply for $V_S = \pm 15V$ and the Ground pin at ground, and $0^\circ C < T_A < +70^\circ C$, unless otherwise specified. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 6V supply up to $\pm 15V$ supplies.

Note 4: The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with 1 mA load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain and input impedance.

Note 5: The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.

Note 6: This specification gives the range of current which must be drawn from the strobe pin to ensure the output is properly disabled. Do not short the strobe pin to ground; it should be current driven at 3 to 6 mA.

Note 7: Human body model, 1.5 kΩ in series with 100 pF.